Suppression of hot-carrier effects in submicrometer CMOS technology
|
|
|
下载全文(828 KB) |
资源分 28 |
| Abstract: | Approaches used to suppress the hot-carrier effects in submicrometer CMOS technology based on the drain engineering of the device structure and process-induced deice degradation are discussed. Different types of lightly doped drain (LDD) structures are studied. Several process-related device aging issues are discussed. Twin-Tub V CMOS technology is used as an example of how to manage the hot-carrier issues with respect to the process integration aspects |
| Author:
| Chen Min-Liang Leung Chung-Wai Cochran, W.T. Jungling, W. Dziuba, C. Yang Tungsheng |
| Author Unit:
| AT&T Bell Lab., Allentown, PA |
| Year: | 1988 |
| Source: | Electron Devices, IEEE Transactions on |
| Volume-OnPage: | 352210 |
| Publication Date:
| Dec 1988 |
| Keyword: | |
相似文献
- [1] Hot carrier effects and mixer technology
- [2] Bravaix, A. Hot-carrier degradation evolution in deep submicrometer CMOS technologies
- [3] Zhang, J.F. Eccleston, W. Effects of high field injection on the hot carrier induced degradation of submicrometer pMOSFET's
- [4] MP-A5 Hot-carrier phenomena and their effects on performance of submicrometer devices
- [5] Leroux, C. Salome, P. Reimbold, G. Blachier, D. Guegan, G. Bonis, M. Building in reliability with latch-up, ESD and hot carrier effects on a 0.25 um CMOS technology
- [6] Honda, H. Ishigaki, Y. Higashitani, K. Hatanaka, M. Nagao, S. Tsubouchi, N. Suppression of hot carrier effects by laterally graded emitter (LGE) structure in BiCMOS
- [7] Jungemann, C. Yamaguchi, S. Goto, H. Accurate prediction of hot-carrier effects for a deep sub-μm CMOS technology based on inverse modeling and full band Monte Carlo device simulation
- [8] Sangiorgi, E. Pinto, M.R. Venturi, F. Fichtner, W. A hot-carrier analysis of submicrometer MOSFET's
- [9] Lachenal, D. Rey-Tauriac, Y. Boissonnet, L. Reynard, B. Bravaix, A. Hot-Carrier Reliability of NLDEMOS in 0.13μm SOI CMOS Technology
- [10] Chun Jiang Pramanik, D. Chenming Hu Hot carrier reliability considerations for low Vdd CMOS technology
|